

## “NUMERICAL SIMULATION OF THE ELECTRICAL CHARACTERISTICS OF NANOSCALE TG n-FinFET WITH THE VARIATION OF GATE DIELECTRIC MATERIALS”

MOSTAK AHMED<sup>1</sup>, SHAFIQUEL ISLAM<sup>2</sup> & DR. S. M. MOSTAFA AL MAMUN<sup>3</sup>

<sup>1</sup>Electrical & Electronic Engineering, University of Dhaka, Dhaka

<sup>2</sup>Electrical & Electronic Engineering, Begum Rokeya University, Rangpur

<sup>3</sup>Electrical & Electronic Engineering, University of Dhaka, Dhaka

### ABSTRACT

*We have been simulated the electrical characteristics of a 3-D silicon on insulator (SOI) triple gate (TG) nFinFET with a channel length of 5nm. Different gate dielectric materials have been used in this simulation with the help of SILVACO TCAD tools. The gate materials are SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, ZrO<sub>2</sub>, HfO<sub>2</sub> and TiO<sub>2</sub>. The electrical characteristics such as threshold voltage, ON current ( $I_{ON}$ ), OFF current ( $I_{OFF}$ ), ratio of On-Off current, Subthreshold slope (SS), drain induced barrier lowering (DIBL) and transconductance ( $g_m$ ) have been simulated. After analyzing the simulations, we have seen that high permittivity ( $k=40$ ) of gate material (TiO<sub>2</sub>) gives improve values of threshold voltage, subthreshold swing, on-off current ratio, transconductance in comparison with other dielectric SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, ZrO<sub>2</sub>, and HfO<sub>2</sub>. Finally, the high  $k$  dielectric materials have a better option in the fabrication of TG FinFET device in future.*

**KEYWORDS:** nFinFET, Gate Oxide, Channel Length & Silvaco TCAD

**Received:** May 02, 2021; **Accepted:** May 22, 2021; **Published:** Jun 15, 2021; **Paper Id.:** IJSSTDEC20211

### INTRODUCTION

The number of components in ICs drastically increasing day by day. Due to these reasons, the channel length is decreasing. The channel length and channel material have a great influence on the electrical characteristics of FinFET devices. We tried to find the influence of gate oxide materials on the electrical characteristics such as subthreshold swing (SS), threshold voltage,  $I_{ON}/I_{OFF}$ , drain induced barrier lowering (DIBL) and transconductance are simulated. Many researches have been done demonstrating to improve SS, DIBL,  $I_{ON}/I_{OFF}$  and transconductance [1]. In this simulation, various dielectric materials have been used. The gate materials are SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, ZrO<sub>2</sub>, HfO<sub>2</sub> and TiO<sub>2</sub> and channel length is considered as 5nm.

Nowadays, most of the semiconductor industries introduced silicon on insulator (SOI) substrate to minimize parasitic capacitance and to improve the electrical characteristics of the devices. Among all the parameters, gate materials plays an important role in observing the electrical characteristics of FinFET.

The materials which have low dielectric constant such as silicon nitride Si<sub>3</sub>N<sub>4</sub> and silicon dioxide SiO<sub>2</sub> are leads to leakage currents. So the CMOS industries are moved to medium  $k$  materials such as zirconium dioxide ZrO<sub>2</sub> or hafnium dioxide HfO<sub>2</sub> to decrease the stress on the thickness of the gate materials. However, the permittivity of used gate materials is not so much rich to fulfill the more high capacitance densities. The researcher is using high dielectric constant called “high  $k$ ” materials such as titanium dioxide Ta<sub>2</sub>O<sub>5</sub> and titanium dioxide TiO<sub>2</sub>. So the high

k dielectric materials are replacing the silicon dioxide  $\text{SiO}_2$  for the gate of SOI triple gate nFinFET devices which provides good capacitance, better ON current, lower leakage current, providing lower power dissipation and more breakdown voltage [2].

One of the most important parameters for multiage FinFET is Effective Oxide Thickness (EOT). This parameter may be calculated according to the expression 1, it is possible to increase the oxide thickness while keeping the same capacity value by increasing the dielectric constant of the material [2-7].

$$\text{EOT} = t_{\text{SiO}_2} \left( \frac{k_{\text{SiO}_2}}{k_{\text{high.k}}} \right) t_{\text{high.k}} \quad .(1).$$

In this paper, we examine various electrical characteristics related to the different values of permittivity of the gate dielectric materials such as  $\text{SiO}_2$ ,  $\text{Si}_3\text{N}_4$ ,  $\text{ZrO}_2$ ,  $\text{HfO}_2$  and  $\text{TiO}_2$  in the TG nFinFET device.

### Device Structure

The schematic 3-D structure simulated by Silvaco TCAD simulation is shown in Figure 1. In Silvaco TCAD tools, DEVEDIT is used to design the device structure and ATLAS is used to simulate the graph. Five different dielectric materials have been used as a gate dielectric. The permittivity of these materials is shown in below Table-1 and table-2 shows the different parameters used in the simulated device TG nFinFET.


**Table 1: The Permittivity (k) Values of the Gate Materials**

Name of the Gate Dielectric	Permittivity (k)
$\text{SiO}_2$	3.9
$\text{Si}_3\text{N}_4$	9.5
$\text{ZrO}_2$	29
$\text{HfO}_2$	25
$\text{TiO}_2$	40

**Table2: Parameters of Symmetrical SOI nFinFET**

Designation	Value
Drain and source length	10nm
Channel length	5nm
Gate oxide length	5nm
Lateral oxide length	1nm
Silicon thickness	4nm
Fin Height	10nm
Buried oxide thickness	15nm
Substrate thickness	10nm
Channel concentration	$10^{16}[\text{cm}^{-3}]$
Drain and source concentration	$10^{20}[\text{cm}^{-3}]$
Work function	4.71eV

The finFETN device structure depends on the vertical silicon fin characterized by the fin length and fin height.



**Figure 1: Illustrates the Device Structure, Materials, Cut Plane view and Carrier Concentration of a TG nFinFET in 3-D with a Channel Length of 5nm.**

The threshold voltage of a Multi Gate Field-Effect Transistor device can be calculated by the following expression [8,11]:

$$V_{th} = \Phi_{ms} + 2\Phi_f + \frac{Q_d}{C_{ox}} + \frac{Q_{ss}}{C_{ox}} + V_{in} \quad (2)$$

$$\Phi_{ms} = \Phi_m - \Phi_s \quad (3)$$

Where  $Q_{ss}$  is the values of the charge in the gate dielectric,  $C_{ox}$  represents gate capacitance,  $Q_d$  denotes charge in the channel,  $\Phi_{ms}$  is the metal-semiconductor work function given by the difference between the gate metal work function  $\Phi_m$  and the semiconductor work function  $\Phi_s$ ,  $\Phi_f$  represents Fermi potential, may be express as the following equation[12]:


$$\Phi_f = \frac{KT}{q} \ln \frac{N_A}{n_i} \dots \quad (4)$$

In the above equation,  $k$  represents the Boltzmann constant,  $T$  denotes the absolute temperature,  $q$  is the charge of electron,  $N_A$  is the carrier concentration of acceptor in the p-substrate, and  $n_i$  is the intrinsic charge carrier concentration. The value of  $kT/q$  is 0.02586 V at  $T = 300$  K [13].

## SIMULATION RESULTS

Nowadays, one of the most popular simulation software packages is Silvaco TCAD. The software DEVEDIT is used to construct the device by using Tonyplot 3D. The Atlas is used to simulate the structure and characteristics of the TG nFinFET device. For the simulation, we have been used Schrodinger-Poisson with Lombardi (CVT) model. The other drift-diffusion model of charge transport also used to neglect non-local effects, such as velocity overshoot and reduced energy dependent impact ionization. By specifying Shockley-Read-Hall (SRH) recombination model is activated. Similarly, we used Fermi-Dirac statistics for the simulation. [9]


The below figure shows the threshold voltage variations by using different gate materials( $\text{SiO}_2$ ,  $\text{Si}_3\text{N}_4$ ,  $\text{ZrO}_2$ ,  $\text{HfO}_2$  and  $\text{TiO}_2$ ) of an SOI n- FinFET of  $V_{DS} = 0.2$  V.



**Figure 2: The Threshold Voltage  $V_{th}$  Versus Different Materials of Gate (SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, ZrO<sub>2</sub>, HfO<sub>2</sub> and TiO<sub>2</sub>) of TG-FinFET.**

The subthreshold swing (SS) is the important parameter which helps to calculate leakage current. The subthreshold swing is expressed as [14]

$$\text{Subthreshold swing (SS)} = \frac{dV_g}{d(\log I_d)} \text{ mV/dec} \quad (5)$$




**Figure 3: The Subthreshold Slope Characteristics of the TG nFinFET for Different Materials of Gate (SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, ZrO<sub>2</sub>, HfO<sub>2</sub> and TiO<sub>2</sub>).**

The switching performance depends on most important parameters like ON current to OFF current ratio for SOI FinFET, and the OFF current is expressed as [15]:


$$I_{off}(\mu A) = 100 \frac{W}{L} 10^{\frac{-V_{th}}{SS}} \quad (6)$$

Where L represents channel length of the device and W denotes the width of the channel. Again the OFF state current  $I_{off}$  is extracted by calculation the drain current  $I_d$  and  $V_{ds}=V_{dd}$ .


Figure 4,5 and6 shows ON current, OFF current and ON/OFF current ratio for different dielectric materials ( $\text{SiO}_2$ ,  $\text{Si}_3\text{N}_4$ ,  $\text{ZrO}_2$ ,  $\text{HfO}_2$  and  $\text{TiO}_2$ ) respectively. From the simulated graphs, we have seen that the ON current ( $I_{\text{on}}$ ) is increased and leakage current or OFF current ( $I_{\text{off}}$ ) decreased with the increase of the dielectric constant of the gate materials.



**Figure 4: The Simulated Graph of ON Current and Different high k Dielectrics ( $\text{SiO}_2$ ,  $\text{Si}_3\text{N}_4$ ,  $\text{ZrO}_2$ ,  $\text{HfO}_2$  and  $\text{TiO}_2$ ) of TG nFinFET for  $V_d = 0.2$  V.**



**Figure 5: The Simulated Graph of OFF Current and Different High k Dielectrics ( $\text{SiO}_2$ ,  $\text{Si}_3\text{N}_4$ ,  $\text{ZrO}_2$ ,  $\text{HfO}_2$  and  $\text{TiO}_2$ ) of TG nFinFET for  $V_d = 0.2$  V.**




**Figure 6: The ON/OFF Current Ratio of using Different Gate Materials (SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, ZrO<sub>2</sub>, HfO<sub>2</sub> and TiO<sub>2</sub>) of TG-FinFET,**

For a FinFET device, if effective channel length decreases and the drain voltage increases, then the drain depletion region moves closer to the source, resulting in a significant amount of electric field penetration from drain to source. For this reason, the potential barrier at the source was obtained from the increase in drain current. This process is called DIBL (drain induced barrier lowering)[16].

The electrostatics of SOI devices (well focus on DIBL, a widely used figure of merit for MOSFETs) can be captured within the following equation:

$$DIBL = 0.8 \frac{\varepsilon_{si}}{\varepsilon_{ox}} \times \left( 1 + \frac{T_{si}^2}{L_{el}^2} \right) \times \frac{T_{ox} T_{si} + \gamma T_{box}}{L_{el}} \times V_{ds} \quad (7)$$



**Figure 7: The DIBL Curve using Different Gate Dielectrics (SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, ZrO<sub>2</sub>, HfO<sub>2</sub> and TiO<sub>2</sub>) of TG-FinFET using Vd= 0.1 to 1V.**

High transconductance devices yield circuits capable of high speed operation. The calculation of transconductance is dependent on the following equation. Figure 8 shows the transconductance vs gate voltage using different gate dielectric. From the figure,  $\text{TiO}_2$  gives the maximum transconductance.

$$g_m = \frac{dID}{dV_{gs}} \quad (8)$$




Figure 8: The Transconductance vs Gate Voltage using Different Gate Materials ( $\text{SiO}_2$ ,  $\text{Si}_3\text{N}_4$ ,  $\text{ZrO}_2$ ,  $\text{HfO}_2$  and  $\text{TiO}_2$ ) of TG-FinFET using  $V_d = 0.1$  to  $1\text{V}$ .




Figure 9: Simulated Graphs of linear Scale and Log scale of Drain Current ( $I_{DS}$ ) and Gate Voltage ( $V_{GS}$ ) for 5 nm TG nFinFET by using  $\text{TiO}_2$  as a Gate Dielectric.

## CONCLUSIONS

We have been simulated the electrical characteristics (TG) nFinFET with a channel length of 5nm. Different gate dielectric materials have been used in this simulation with the help of SILVACO TCAD tools. The electrical characteristics such as threshold voltage, ON current (ION), OFF current (IOFF), ratio of On-Off current, Subthreshold slope (SS), drain induced barrier lowering (DIBL) and transconductance (gm) have been simulated. After analyzing the simulations, we have seen that high permittivity ( $k=40$ ) of gate material (TiO<sub>2</sub>) gives improve values of threshold voltage, subthreshold swing, ON-OFF current ratio, transconductance in comparison with other gate materials which has low dielectric constant. Finally, the high k dielectric materials have a better option in the fabrication of TG FinFET device in future.

## REFERENCES

1. Nour El Islam Boukortt, Baghdad Hadri, Alina Caddemi, *International Journal of Computer Applications* (0975 – 8887) Volume 138 – No.8, March 2016
2. Nassima Bourahla, Ahmed Bourahla, Baghdad Hadri. "Comparative performance of the ultrashort channel technology for the DG-FinFET characteristics using different high-k dielectric materials", *Indian Journal of Physics*, 2020
3. Narendar, V. and Mishra, R. A. 2015 Analytical modeling and simulation of multigate FinFET devices and the impact of high-k dielectrics on short channel effects (SCEs)" *Superlattices Microstruct.*, 85, 357-369.
4. Hisamoto, D. Lee, W. C. et al. 2000 FinFET—A Self Aligned Double-Gate MOSFET Scalable to 20 nm *IEEE Trans. Electron Devices.*, 47, 2320-2325.
5. Ritzenthaler, R., Lime, F. Faynot, O. Cristoloveanu, S. and Iñiguez, B. 2011 3D analytical modelling of subthreshold characteristics in vertical Multiple-gate FinFET transistors. *Solid-State Electronics.*, 65/66, 94- 102.
6. Raskin, J-P. 2013 Silicon-on-insulator MOSFETs models in analog/RF domain. *Int J Numer Model.*, 27, 707-735.
7. Elthakeb, A. T. Abd Elhamid, H. and Ismail, Y. 2015 Scaling of TG-FinFETs: 3-D Monte Carlo Simulations in the Ballistic and Quasi-Ballistic Regimes. *IEEE Trans. Electron Devices.*, 62, 1796-1802.
8. Huang, X., Lee, W. C. et al. 2001 Sub-50 nm P-Channel FinFET. *IEEE Trans. Electron Devices.*, 48, 880-886
9. Anwar and I. Hossain, "A comparative numerical simulation of a nanoscaled body on insulator finfet" in 2010 27<sup>th</sup> International Conference on Microelectronics Proceedings, pp, 413-416, IEEE, 2010.
10. S. Islam, S. Uddin, H. Ali, J. Hossin, Z.H. Mahmud, *International Journal of Semiconductor Science & Technology (IJSST)* ISSN (P): 2250-1576; ISSN (E): 2278-9405 Vol. 7, Issue 1, Dec 2017, 1-6
11. S S Mohantya, S Mishraa, M Singhb, P Nandab and G P Mishrab 3<sup>rd</sup> Int. Conf on Recent Trends in Computing (ICRTC) 57 p 282 (2015)
12. J.P. Codlings, "Multiple Gate SOI MOSFET" *Solid State Electrons*, Vol-48,6, pp 897-905.
13. Donald A. Naeamen, "Semiconductor Physics and devices, basic principles".
14. 3-D Simulation of Nanoscale of SOI nFinFET at a channel length of 8nm using Atlas Silvaco, *Transactions on Electrical and Electronic Materials*, Vol. 16, No. 3, pp. 156-161, June 25, 2015.
15. Varun P, Gopi and V Sureshbabu 10<sup>th</sup> Nat Conf. on Technological Trends (NCTT09) 319(2009) <https://scholar.google.com.in/scholar?oi=bibs&cluster=14639427282,327168961>



16. D Ranka, A K Rana, R K Yadav and D Giri *Intl J Comput Appl.* 18 22 (2011)
17. A Kumar and A K Swain *Intl J Res Eng Eechnol* 5 152 (2016)
18. Panda, S. A. R. A. D. I. N. D. U., et al. "Comparative study of thermal noise of Si surrounding gate MOSFET (SGMOSFET) with different gate oxides." *Int. J. Semi. Sci. & Technol.(IJSST)* 3.2 (2013): 17-22.
19. Omar, Rodríguez P. "Uv radiation by the Debye sphere interaction plasma–metal nanoparticles on the surface of plant tissue." *International Journal of Applied Engineering Research and Development (IJAERD)* ISSN (P): 2250-1584.
20. Malhotra, Sonam, Neetu Jha, and Krutika Desai. "A superficial synthesis of selenium nanospheres using wet chemical approach." *Int J Nanotechnol Appl* 3 (2014): 7-14.
21. Qashqaei, Amir, and Ramin Ghasemi Asl. "Numerical Modeling And Simulation Of Copper Oxide Nanofluids Used In Compact Heat Exchangers." *International Journal of Mechanical Engineering*, 4 (2), 1 8 (2015).

